


### Features

- Oscillator is provided on the monolithic control with adopting On-Chip Trimming technology.
- Small temperature characteristics variation by adopting a comparator to compensate for temperature on the control part.
- Low start-up circuit current (100uA max)
- Built-in Active Low-Pass Filter for stabilizing the operation in case of light load
- Avalanche energy guaranteed MOSFET with high VDSS
  - The built-in power MOSFET simplifies the surge absorption circuit since the MOSFET guarantees the avalanche energy.
  - No VDSS de-rating is required.
- Built-in constant voltage drive circuit
- Built-in soft drive circuit
- Built-in low frequency PRC mode ( $\approx 20\text{kHz}$ )
- Various kinds of protection functions
  - Pulse-by-pulse Overcurrent Protection (OCP)
  - Overvoltage Protection with latch mode (OVP)
  - Thermal Shutdown with latch mode (TSD)

### Descriptions


IRIS-F6456S is a hybrid IC consists from power MOSFET and a controller IC, designed for Quasi-Resonant (including low frequency PRC) fly-back converter type SMPS (Switching Mode Power Supply) applications. This IC realizes high efficiency, low noise, downsizing and standardizing of a power supply system reducing external components count and simplifying the circuit designs. (Note). PRC is abbreviation of “Pulse Ratio Control” (On-width control with fixed OFF-time).

### Typical Connection Diagram



### INTEGRATED SWITCHER

#### Package Outline



**TO-247 Fullpack (5 Lead)**

#### Key Specifications

Type	MOSFET VDSS(V) MAX	RDS(ON) MAX	AC input(V)	Pout(W) Note 1
IRIS-F6456S	650	0.71 Ω	230±15%	300
			85 to 264	150

Note 1: The Pout (W) represents the thermal rating at Quasi-Resonant Operation, and the peak power output is obtained by approximately 120 to 140% of the above listed. When the output voltage is low and ON-duty is narrow, the Pout (W) shall become lower than that of above.

## Absolute Maximum Ratings ( $T_a=25^\circ\text{C}$ )

Absolute maximum ratings indicate sustained limits beyond which damage to the device may occur. All voltage parameters are absolute voltages referenced to terminals stated, all currents are defined positive into any lead. The thermal resistance and power dissipation ratings are measured under board mounted and still air conditions.

Symbol	Definition	Terminals	Max. Ratings	Units	Note
IDpeak	Drain Current *1	3-2	16	A	Single Pulse $V_{2-5}=0.78\text{V}$
IDMAX	Maximum switching current *5	3-2	16	A	
EAS	Single pulse avalanche energy *2	3-2	521	mJ	Single Pulse $I_L \text{ peak}=6.4\text{A}$
Vin	Input voltage for control part	4-5	35	V	
Vth	O.C.P/F.B Pin voltage	1-5	6	V	
PD1	Power dissipation for MOSFET *3	3-2	58	W	With infinite heatsink
			2.8	W	
PD2	Power dissipation for control part (Control IC) *4	4-5	0.49	W	Specified by $V_{in} \times I_{in}$
			-20 ~ +125	°C	
TF	Internal frame temperature in operation	-	-20 ~ +125	°C	Refer to recommended operating temperature
Top	Operating ambient temperature	-	-20 ~ +125	°C	
Tstg	Storage temperature	-	-40 ~ +125	°C	
Tch	Channel temperature	-	150	°C	


\*1 Refer to MOS FET A.S.O curve

\*2 MOS FET Tch-EAS curve

\*3 Refer to MOS FET Ta-PD1 curve

\*4 Refer to TF-PD2 curve for Control IC (See page 5)


\*5 Maximum switching current.



The maximum switching current is the Drain current determined by the drive voltage of the IC and threshold voltage (Vth) of MOS FET. Therefore, in the event that voltage drop occurs between Pin 2 and Pin 5 due to patterning, the maximum switching current decreases as shown by  $V_{2-5}$  in Fig.1. Accordingly please use this device within the decrease value, referring to the derating curve of the maximum switching current.

Recommended operating conditions  
Time for input of quasi resonant signals

For the quasi resonant signal inputted to O.C.P/F.B Pin at the time of quasi resonant operation, the signal shall be wider than  $T_{th(2)}$ .



## Electrical Characteristics (for Control IC)

Electrical characteristics for control part ( $T_a=25^\circ C$ ,  $V_{in}=18V$ , unless otherwise specified)

<b>Symbol</b>	<b>Definition</b>	<b>Ratings</b>			<b>Units</b>	<b>Test Conditions</b>
		<b>MIN</b>	<b>TYP</b>	<b>MAX</b>		
$V_{in(ON)}$	Operation start voltage	14.4	16	17.6	V	$V_{in}=0 \rightarrow 17.6V$
$V_{in(OFF)}$	Operation stop voltage	9	10	11	V	$V_{in}=17.6 \rightarrow 9V$
$I_{in(ON)}$	Circuit current in operation	-	-	20	mA	-
$I_{in(OFF)}$	Circuit current in non-operation	-	-	100	$\mu A$	$V_{in}=14V$
$T_{OFF(MAX)}$	Maximum OFF time	45	-	55	$\mu sec$	-
$T_{th(2)}$	Minimum time for input of quasi resonant signals *6	-	-	1	$\mu sec$	-
$T_{OFF(MIN)}$	Minimum OFF time *7	-	-	2	$\mu sec$	-
$V_{th(1)}$	O.C.P/F.B Pin threshold voltage 1	0.68	0.73	0.78	V	-
$V_{th(2)}$	O.C.P/F.B Pin threshold voltage 2	1.3	1.45	1.6	V	-
$I_{OCP/FB}$	O.C.P/F.B Pin extraction current	1.2	1.35	1.5	mA	-
$V_{in(OVP)}$	O.V.P operation voltage	20.5	22.5	24.5	V	$V_{in}=0 \rightarrow 24.5V$
$I_{in(H)}$	Latch circuit sustaining current *8	-	-	400	$\mu A$	$V_{in}=24.5 \rightarrow 8.5V$
$V_{in(La.OFF)}$	Latch circuit release voltage *8	6.6	-	8.4	V	$V_{in}=24.5 \rightarrow 6.6V$
$T_j(TSD)$	Thermal shutdown operating temperature	140	-	-	$^\circ C$	-

\*6 Refer to Recommended operating conditions (See page 2)

\*7 The minimum OFF time means  $T_{OFF}$  width at the time when the minimum quasi resonant signal is inputted.

\*8 The latch circuit means a circuit operated O.V.P and T.S.D.





## Electrical Characteristics (for MOSFET)




( $T_a=25^\circ C$ ) unless otherwise specified

<b>Symbol</b>	<b>Definition</b>	<b>Ratings</b>			<b>Units</b>	<b>Test Conditions</b>
		<b>MIN</b>	<b>TYP</b>	<b>MAX</b>		
$V_{DSS}$	Drain-to-Source breakdown voltage	650	-	-	V	$ID=300\mu A$ $V_{5-2}=0V$ (short)
$IDSS$	Drain leakage current	-	-	300	$\mu A$	$V_{DS}=650V$ $V_{5-2}=0V$ (short)
$R_{DS(ON)}$	On-resistance	-	-	0.71	$\Omega$	$V_{5-2}=10V$ $ID=3.2A$
$t_f$	Switching time	-	-	250	nsec	-
$\theta_{ch-F}$	Thermal resistance	-	-	0.85	$^\circ C/W$	Between channel and internal frame


# IRIS-F6456S

International  
 Rectifier






## Block Diagram



## Lead Assignments



Pin No.	Symbol	Description	Function
1	OCP/FB	Overcurrent / Feedback Pin	Input of overcurrent detection signal / constant voltage control signal
2	S	Source Pin	MOSFET source
3	D	Drain Pin	MOSFET drain
4	Vin	Power supply Pin	Input of power supply for control circuit
5	GND	Ground Pin	Ground

## Other Functions

O.V.P. – Overvoltage Protection Circuit


T.S.D. – Thermal Shutdown Circuit

STEP DRV – 2 step drive circuit

IRIS-F6456S

International  
**IR** Rectifier

## Case Outline



Material of Pin : Cu  
Treatment of Pin : Ni plating + solder dip

Data and specifications subject to change without notice.

# International **ICR** Rectifier

**IR WORLD HEADQUARTERS:** 233 Kansas St., El Segundo, California 90245, USA Tel: (310) 252-7105

TAC FAX: (310) 252-7903

Visit us at [www.irf.com](http://www.irf.com) for sales contact information.

[www.irf.com](http://www.irf.com)